
# **Sandy Bridge Processors**

**Category: Pleiades** 

# Configuration of a Sandy Bridge-EP Node



## **Core Labeling**

The core labeling in Sandy Bridge is contiguous. That is, cores 0-7 are in the first socket and cores 8-15 are in the second socket.

When using the SGI MPT library, the environment variable **MPI\_DSM\_DISTRIBUTE** is set to ON by default for the Sandy Bridge nodes.

#### Instruction Set

A Sandy Bridge processor's execution hardware contains the Advanced Vector Extensions (AVX), a set of instructions for doing Single Instruction Multiple Data (SIMD) operations on Intel architecture processors. These extensions widen the vector registers from 128 bits to 256 bits, so the floating-point hardware can sustain 16 single-precision and 8 double-precision floating point operations per cycle. As a result, even though the CPU clock speed of the Sandy Bridge processor (2.6 GHz) is lower than that of the Harpertown (3.0 GHz), Nehalem-EP, and Westmere (2.93 GHz) processors, the floating-point performance can be higher for some applications.

AVX is supported in Intel compilers starting with version 11.1. However, Intel version 12 compilers provide more optimizations for AVX and are recommended over version 11.1.

AVX is also supported in the GNU Compiler Collection starting with version 4.6. An application that is compiled with **-xAVX** can run *only* on Sandy Bridge.

**TIP**: If you want to have a single executable that will run on any of the four Pleiades processor types, with suitable optimization to be determined at run time, you can compile your application with -03 -ipo -axAVX -xSSE4.1.

### Hyperthreading

Hyperthreading is turned ON.

#### **Turbo Boost**

Turbo Boost is turned ON.

### **Memory Subsystems**

The memory hierarchy of Sandy Bridge is as follows:

- L1 instruction cache: 32 KB, private to each core
- L1 data cache: 32 KB, private to each core
- L2 cache: 256 KB, private to each core
- L3 cache: 20 MB, shared by 8 cores in each socket
- Memory: 16 GB per socket, total of 32 GB per node

There are four 1600-MHz memory channels per socket. Each channel can be connected with up to two memory DIMMs. Of the eight memory DIMM slots for each socket, four are populated with 4-GB Error Correcting Code (ECC) registered DDR3 memory, for a total of 16 GB per socket. With two sockets in a node, the total memory per node is 32 GB. If there is a user requirement, some nodes could be configured with larger amounts of memory.

Category: Pleiades 2

Connecting the two sockets are two Intel QPI links running at a speed of 8.0 Giga-transfers (GT) per second. Each link contains separate lanes for the two directions. The total bandwidth (2 links x 2 directions) is 32 GB/sec.

## **Network Subsystem**

The Sandy Bridge nodes are connected to the two fabrics (ib0 and ib1) of the Pleiades InfiniBand (IB) network via the dual-port, four-link fourteen data rate (4x FDR) IB Mezzanine card on each node, as well as the Mellanox FDR IB switches in the SGI ICE X IB Premium Blade. The FDR runs at 14 Gb/sec per lane. With four links, the total bandwidth is 56 Gb/sec or about 7 GB/sec.

On each node, the IB Mezzanine card sits on a sister board next to the mother board, which contains the two processor sockets.

There are 18 nodes per Individual Rack Unit. These 18 nodes are connected to two Mellanox FDR IB switches in an SGI ICE X IB Premium Blade to join the ib0 fabric. Another set of connection between the 18 nodes and a second Premium Blade is established for ib1.

Article ID: 301

Last updated: 01 Oct, 2012

Computing at NAS -> Computing Hardware -> Pleiades -> Sandy Bridge Processors

http://www.nas.nasa.gov/hecc/support/kb/entry/301/?ajax=1

Category: Pleiades 3